Lead Firmware Engineer

Job Description

Requirements
- -----------

### Must have:

### - We require U.S. citizenship and the ability to obtain a Top Secret security clearance; an active Secret or Top Secret clearance is preferred. - We require a bachelors degree with at least 7 years of relevant experience, a masters degree with at least 5 years of relevant experience, or a PhD with at least 2 years of relevant experience; equivalent experience may also be considered. - We require strong hands-on experience with FPGA and SoC design entry using Verilog or VHDL. - We require a solid background in digital signal processing methods, including filter design, FFT/DFT, and fixed-point optimization. - We require experience with FPGA design flows for Xilinx and/or Intel platforms. - We require familiarity with simulation and verification tools such as ModelSim/Questa, VCS, or Incisive. - We require proven ability to work effectively in collaborative environments and deliver under tight deadlines. - We require strong written and verbal communication skills, including the ability to present technical information to varied audiences. - We require a demonstrated drive to take on new challenges, expand technical expertise, and increase value to the organization. - We require proficiency with version control best practices and complex timing closure. - We prefer experience with Matlab, Python, or C/C++. - We prefer experience interfacing FPGA designs with high-speed DACs and ADCs. - We prefer knowledge of pulse compression, Doppler processing, beamforming, and detection algorithms. - We prefer prior work with RFSoC or Analog Devices ADC/DAC solutions. - We prefer understanding of RF systems, especially radar or electronic warfare applications.

Responsibilities:
- ----------------

- We map system-level radar requirements and algorithms into efficient FPGA architectures. - We design and implement radar signal processing functions in FPGA fabric, including pulse compression, FFT processing, CFAR detection, beamforming, and Doppler processing. - We develop high-throughput, low-latency architectures for real-time radar applications. - We implement waveform generation, digital down-conversion, and channelization within FPGA logic. - We design and optimize pipelined arithmetic blocks and custom DSP modules for radar workloads. - We integrate FPGAs with high-speed ADCs and DACs for radar front-end systems. - We validate designs through simulation and verification before hardware integration. - We support the full firmware lifecycle, from development and integration through test and transition to production. - We create and maintain design documentation, verification materials, and test plans. - We provide technical briefings to internal and external stakeholders. - We coordinate with program managers and technical leads on task schedules and budgets. - We contribute to process improvements within FPGA development workflows. - We mentor junior engineers to strengthen their technical and professional growth. - We help build and sustain high-performing, empowered technical teams. - We evaluate current and future system capabilities and recommend improved techniques and solutions.
- -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Company:
- -------

We are a mission-focused System Development Division delivering national defense capabilities through advanced technology systems built to meet customer needs in operationally relevant environments. Our work spans the full solution lifecycle, from concept and architecture through development, testing, deployment, and production transition, with an emphasis on sustainable, reliable, and cost-efficient outcomes. This is a contract Lead Firmware Engineer role supporting radar and electronic warfare programs, with potential pay starting at over $100 per hour depending on education and skill set. The position is based in the United States and requires the ability to work with multidisciplinary teams, communicate effectively at all levels, and contribute to high-impact programs serving critical defense missions.
- ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------