Silicon Debug Engineer

Microsoft
US - Oregon - Hillsboro
View Company Profile / << Go Back

  • Job Type: Full time
  • Yesterday

Job Description

The candidate for this position will be expected and able to complete the following responsibilities: This is a Hands-on role that responsible for execution on silicon debug, FA/FI and debug tool readiness The candidate should have experience silicon debug, design collateral procurement, readiness for physical/electrical debug tools and physical FA readiness The position requires someone with experience in semiconductor debug, fault isolation, failure analysis and product engineering yield debug The candidate will be responsible for developing new silicon debug methodologies for all test content types in our MFG flow The candidate will also be involved in root-cause of key product issues, circuit marginalities, special circuit failures and translate them into corrective actions in the design, our design methodologies and/or the MFG test flow Successful candidates have deep understanding and experience debugging product issues on ATE and using analytical equipment to isolate failures Deep understanding of best-in class silicon debug tools and methodologies is a must Successful candidates should have strong project leadership skills to manage external vendors, drive cross functional teams and drive sub-project as part of larger development programs Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 1 year(s) technical engineering experience OR Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 2 years technical engineering experience OR equivalent experience. 3 years of experience in Developing Integrated Circuits (pre-silicon, first silicon bring-up, new product introduction). 3 years of experience in product and test engineering, specialize in ATE Test or silicon debug or FA/FI 3 years of experience building debug methodology solutions for complex state-of-the-art SoC in advance process nodes Experience with System-level debug and correlation to ATE Presentation and communication skills. Probability \& statistics background including DOE's. Knowledgeable in DFT and DFM techniques. Understanding of bring-up/debug, characterization/manufacturing test (on ATEs). Device physics background. This role will require access to information that is controlled for export under export control regulations, potentially under the U.S. International Traffic in Arms Regulations or Export Administration Regulations, the EU Dual Use Regulation, and/or other export control regulations. As a condition of employment, the successful candidate will be required to provide either proof of their country of citizenship or proof of their US. residency or other protected status (e.g., under 8 U.S.C. 1324b(a)(3)) for assessment of eligibility to access the export-controlled information. To meet this legal requirement, and as a condition of employment, the successful candidate's citizenship will be verified with a valid passport. Lawful permanent residents, refugees, and asylees may verify status using other documents, where applicable.




Fast Track Upload